Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey



Image data require huge amounts of disk space and large bandwidths for transmission. Hence, image
compression is necessary to reduce the amount of data required to represent a digital image. Therefore
an efficient technique for image compression is highly pushed to demand. Although, lots of compression
techniques are available, but the technique which is faster, memory efficient and simple, surely hits the
user requirements. In this paper, the image compression, need of compression, its principles, how image
data can be compressed, and the image compression techniques are reviewed and discussed. Also,
wavelet-based image compression algorithm using Discrete Wavelet Transform (DWT) based on B-spline
factorization technique is discussed in detail. Based on the review, some general ideas to choose the best
compression algorithm for an image are recommended. Finally, applications and future scopes of image
compression techniques are discussed considering its development on FPGA systems.


[1] Chao-Tsung Huang, Po-Chih Tseng And
Liang-Gee Chen, "VLSI Architecture for
Forward Discrete Wavelet Transform Based
on B-spline Factorization", Journal of VLSI
Signal Processing, 40,pp. 343-353, 2005.
[2] Chao-Tsung Huang, Po-Chih Tseng, and
Liang-Gee Chen, "Analysis and VLSI
Architecture for 1-D and 2-D Discrete
Wavelet Transform", IEEE Transactions On
Signal Processing, Vol. 53, No. 4, APRIL
[3] Xixin Cao, Qingqing Xie, Chungan Peng,
Qingchun Wang, Dunshan Yu, "An Efficient
VLSI Implementation of Distributed
Architecture for DWT", Multimedia Signal
Processing, 2006 IEEE 8th Workshop on, pp.
364 - 367, Oct. 2006.
[4] Kai Liu, Ke-Yan Wang, Yun-Song Li and
Cheng-Ke Wu, "A novel VLSI architecture
for real-time line-based wavelet transform
using lifting scheme", Journal of Computer
Science and Technology, Vol. 22, no. 5,
September 2007
[5] Wang Chao and Cao Peng, "Efficient
Architecture for 2-Dimensional Discrete
Wavelet Transform with Novel Lifting
Algorithm", Chinese Journal of Electronics,
Vol.19, No.1, Jan. 2010.
[6] Mohsen Amiri Farahani, Mohammad Eshghi,
"Implementing a New Architecture of
Wavelet Packet Transform on FPGA",
Proceedings of the 8th WSEAS International
Conference on Acoustics & Music: Theory &
Applications, Vancouver, Canada, pp.19-
21,June 2007.
[7] Maria A. Trenas, Juan Lopez, Emilio L.
Zapata, “FPGA Implementation of Wavelet
Packet transform with Reconfigurable Tree
Structure”, Euro micro Conference, 2000.
Proceedings of the 26th Volume 1, pp. 244 -
251,5-7Sept. 2000
[8] Kumar Gupta, A.; Dyer, M.; Hirsch, A.;
Nooshabadi, S.; Taubman, D.; "Design of a
single chip block coder for the EBCOT
engine in JPEG2000", Proceedings of the
48th Midwest Symposium on Circuits and
Systems, pp: 63 - 66, 2005.
[9] C. Hemasundara Rao and M. Madhavi Latha,
"A Novel VLSI Architecture of Hybrid
Image Compression Model based on
Reversible Blockade Transform", World
Academy of Science, Engineering and
Technology 52 2009.
[10] Isa Servan Uzun, Abbes Amira, "Real-time
2-D wavelet transform implementation for
HDTV compression", Real-Time Imaging 11
[11] Jagadish H. Pujar, Lohit M. Kadlaskar, “A
New Lossless Method Of Image
Compression And Decompression Using
Huffman Coding Techniques”, Journal of
Theoretical and Applied Information
Technology, Vol. 15, No.1, 2010.